


002201-86986960



(CONVENTIONAL)
FIGURE 1

40
↓




FIGURE 2

002201 86985960




FIGURE 3

002201" 86986960

16-State Convolutional Encoder State Transition Graph
FOR RATE 1/2 CONVOLUTION CODE




FIGURE 4

<u>PRIOR OPTIMAL PATH</u>	<u>PRIOR PATH METRIC</u>	<u>OLD STATE</u>	<u>BRANCH METRIC</u>	<u>NEW STATE</u>	<u>NEW PATH METRIC</u>	<u>NEW DATA</u>	<u>NEW OPTIMAL PATH</u>
... 1011	5	S ₀	1	S ₀	6	0	...10110
1100	13	S ₈	3				

NEW DATA
BIT ADDED
TO SELECT
OPTIMAL
PATH

FIGURE 5

007201" 86986960




FIGURE 6A
(CONVENTIONAL)




FIGURE 6B




FIGURE 6C




FIGURE 7

09698698.102700

00220T 86986960




FIGURE 8

0020T 8696960




FIGURE 9

09698698-102700




FIGURE 10

09698698.102700




FIGURE 11

Block diagram of the Branch Metric Sub-component. The diagram shows an iterative process for calculating branch metrics. An Input Buffer provides a 16-bit value X_n to a Symbol to Metric Converter RAM. The RAM outputs two 16-bit values, $+X_n$ and $-X_n$. These values are fed into four parallel processing stages. Each stage consists of a Down Shift 16 block, followed by a Register, then a 1-bit adder/subtractor (labeled 1 and 0), and finally a Mask block (0x000000FF). The outputs of these stages are summed in pairs using adders (Σ) and stored in Registers. The final result is the Branch Metric, obtained by summing the two Register outputs using an ADD 8 operation.

FIGURE 12

Path Metric State n

Branch Metric State n , Symbol 1

Branch Metric State n , Symbol 0

Path Metric State $n + N_S/2$

Branch Metric State $n + N_S/2$, Symbol 0

Branch Metric State $n + N_S/2$, Symbol 1

Sum each 16-bit word

Register

MIN16

Next Path Metric State $2n$

Next Path Metric State $2n+1$

Traceback Pointer State $2n$

Traceback Pointer State $2n+1$

FIGURE 13





FIGURE 14



TRACEBACK PATH MEMORY SELECT TRUTH TABLE	
Sel	Out
0	Ptr.(TP Mem [n/2])[14:0]
1	Ptr.(TP Mem [n/2]+128)[14:0]

FIGURE 15

09698698 102700




FIGURE 16A




FIGURE 16B